Photo by Nicolas Thomas on Unsplash

Week Three

This is week three of my internship at Aeste Works. Three main tasks were assigned to me this week. First was to study on the programming & configuration protocols of three different FPGA’s namely Xilinx’s Spartan-6, Intel’s Cyclone and Lattice’s iCE40. Currently, the company’s own board incorporates the Xilinx Spartan Read more…

Photo by Alexandre Debiève on Unsplash

Diving right into Synthesis

In this week I was experimenting with Yosys. Yosys was a Verilog HDL synthesis tool. A synthesis would automatically convert a high-level representation of a circuit to that of a low-level representation. The behavioral design description would be an input for Yosys and it was able to generate a register-transfer Read more…

Photo by rawpixel on Unsplash

Getting there, I hope…

The major thing that I managed to get done by this week was the implementation of interfacing with the WooCommerce REST API. As a reminder, this is only done by the application when a new subscription for an organization certificate is made, and the customer also chooses the option to Read more…

Photo by Tim Gouw on Unsplash

Week Two

This was the second week being an Intern at Aeste. At the start of the week, Dr Shawn explained the overview of the main project that I would be handling during this internship. One of the tasks were to eventually interface a few other popular FPGA’s with the PIC microcontroller Read more…

Photo by Alexandre Debiève on Unsplash

A week with Verilog

In this week, I was mainly dealing with Verilog. Verilog was a hardware description language (HDL) and it was used to describe a digital system. Firstly, I tested out a 8-bit simple up counter and ran it within the terminal. The code was comparable to Altera Quartus II. I had Read more…

Enduring the Groundwork

This week was all about catching up. The project that I will be working was introduced this week by Dr Shawn which looked both interesting and challenging at the same time. I was assigned to upgrade and improve the functionality of two main parts in an existing design software. As Read more…

Photo by Headway on Unsplash

Week One

This was the first week being an Intern at Aeste. One of the tasks given this week was to learn about Git. It’s a version control system primarily used to efficiently manage code in software development. There are a lot features that makes Git a powerful management tool. We can Read more…

Photo by Headway on Unsplash

A long journey ahead

On the first day of the internship, I set up my AESTE account and import the PKCS#12 certificate into the chromium browser. As I started interacting with the xubuntu environment, I spent some time reading through the common Linux commands online and learned how to use the terminal effectively. In Read more…